The right candidate will have a strong background on Synthesis, P&R and timing analysis fundamentals
Understands IC design with exposure to 20nm & below process nodes
Experience with EDA tools in the IC digital implementation & signoff flows
Low power analysis and hands-on 16/14nm experience a plus.
Strong Tcl/Perl programming background is a must.
SHOW OPEN JOBS NEAR ME