Sr Principle DDR Design Engineer

Location: Austin / Texas

Job type

Employment type: Full-Time

Pay: Competitive/hour

Search Button I'm interested

Job description

Req#: R26429

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

About Cadence Design Systems:  Cadence is the only company that provides the expertise and tools, IP, and hardware required for the entire electronics design chain, from chip design to chip packaging to boards and to systems. We enable electronic systems and semiconductor companies to create innovative products that transform the way people live, work, and play. Our products are used in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments.

Role: Sr Principle DDR Design Engineer

Location: Austin, Texas

Requirements

  • Experienced ASIC RTL designer responsible for architecting and implementing configurable design IP products. You will address performance improvements to our DDR higher speeds and efficiency requirements for newer DRAM Classes.  
  • Requires a strong background in chip specification, design, and implementation, including Verilog RTL coding, synthesis and STA experience.  
  • Previous experience designing configurable IP is a strong plus.
  • The person will work in a dynamic, team environment and must be able to work effectively with others on projects. Designer will help determine project schedules, discuss technical requirements with customers, write project specifications and provide training and support on new products/features to the field. The person may interact with marketing, support, verification, sales, and customers.

Required skills

  • BSEE or equivalent and a minimum of 8 years of RTL ASIC design
  • Strong command of Verilog language
  • Strong command of simulation, lint, synthesis, STA, formal verification, functional coverage, design for test, and design methodologies
  • Ability to handle multiple projects/tasks successfully
  • Good oral and written communication skills

Desired skills

  • Knowledge of DDR memory protocol
  • Experience designing or integrating IP
  • Experience with on-chip fabrics
  • Experience with highly configurable designs

We’re doing work that matters. Help us solve what others can’t.

By submitting your interest in this job, you agree to receive text notifications with additional steps to complete your job application. You will receive up to 6 messages from the number "63879". Message & data rates may apply. Please refer to our privacy policy for more information.

About company

Cadence Design Systems, Inc., headquartered in San Jose, California, in the North San Jose Innovation District, is an American multinational electronic design automation software and engineering services company, founded in 1988 by the merger of SDA Sy...
Search Button I'm interested

Not interested?

Search jobs

SHOW OPEN JOBS NEAR ME

Powered by Talentify